

**DATASHEET** 

## **General Description**

The 9FGV0631C is a member of IDT's SOC-Friendly 1.8V Very-Low-Power PCIe clock family. The device has 6 output enables for clock management, 2 different spread spectrum levels in addition to spread off and 2 selectable SMBus addresses.

## **Recommended Application**

1.8V PCIe Gen 1-2-3 Clock Generator

### **Output Features**

- 6 100MHz Low-Power (LP) HCSL DIF pairs
- 1 1.8V LVCMOS REF output w/Wake-On-LAN (WOL) support


## **Key Specifications**

- DIF cycle-to-cycle jitter <50ps</li>
- DIF output-to-output skew <50ps
- DIF phase jitter is PCIe Gen1-2-3 Compliant
- REF phase jitter is <1.5ps RMS

#### Features/Benefits

- LP-HCSL outputs; save 12 resistors compared to standard PCIe devices
- 54mW typical power consumption; reduced thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05V and 1.8V; maximum power savings
- OE# pins; support DIF power management
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- DIF outputs blocked until PLL is locked; clean system start-up
- Selectable 0%, -0.25% or -0.5% spread on DIF outputs; reduces EMI
- External 25MHz crystal; supports tight ppm with 0 ppm synthesis error
- Configuration can be accomplished with strapping pins;
   SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space saving 40-pin 5x5 mm VFQFPN; minimal board space


## **Block Diagram**



1



## **Pin Configuration**



#### 40-pin VFQFPN, 5x5 mm, 0.4mm pitch

- v prefix indicates internal 120KOhm pull down resistor
- ^ prefix indicates internal 120KOhm pull up resistor

#### **SMBus Address Selection Table**

	SADR	Address	+ Read/Write Bit
State of SADR on first application	0	1101000	Х
of CKPWRGD PD#	1	1101010	х

#### **Power Management Table**

CKPWRGD PD#	SMBus	MBus DIFx				
CKFWKGD_I D#	OE bit	OEx#	True O/P	Comp. O/P	REF	
0	Х	Х	Low	Low	Hi-Z <sup>1</sup>	
1	1	0	Running	Running	Running	
1	0	1	Low	Low	Low	

<sup>1.</sup> REF is Hi-Z until the 1st assertion of CKPWRGD\_PD# high. After this, when CKPWRG\_PD# is low, REF is Low.

#### **Power Connections**

Pin Number			Description
VDD	VDDIO	GND	Description
4		41	XTAL OSC
5		41	REF Power
11		8	Digital (dirty)
		0	Power
	12,17,27,32,39	41	DIF outputs
26		41	PLL Analog




# **Pin Descriptions**

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
-1	VCC EN tri	LATCHED	Latched select input to select spread spectrum amount at initial power up:
1	vSS_EN_tri	IN	1 = -0.5% spread, M = -0.25%, 0 = Spread Off
2	X1_25	IN	Crystal input, Nominally 25.00MHz.
3	X2	OUT	Crystal output.
4	VDDXTAL1.8	PWR	Power supply for XTAL, nominal 1.8V
5	VDDREF1.8	PWR	VDD for REF output. nominal 1.8V.
	CADD/DEE1.0	LATCHED	Lateb to calcut CMD to Address (4.0V LVCMOC conv. of V4/DECINI min
6	vSADR/REF1.8	I/O	Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin
7	NC	N/A	No Connection.
8	GNDDIG	GND	Ground pin for digital circuitry
9	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
10	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
11	VDDDIG1.8	PWR	1.8V digital power (dirty power)
12	VDDIO	PWR	Power supply for differential outputs
10		INI	Active low input for enabling DIF pair 0. This pin has an internal pull-down.
13	vOE0#	IN	1 =disable outputs, 0 = enable outputs
14	DIF0	OUT	Differential true clock output
15	DIF0#	OUT	Differential Complementary clock output
16	VDD1.8	PWR	Power supply, nominal 1.8V
17	VDDIO	PWR	Power supply for differential outputs
18	DIF1	OUT	Differential true clock output
	DIF1#	OUT	Differential Complementary clock output
	NC	N/A	No Connection.
			Active low input for enabling DIF pair 1. This pin has an internal pull-down.
21	vOE1#	IN	1 =disable outputs, 0 = enable outputs
22	DIF2	OUT	Differential true clock output
23	DIF2#	OUT	Differential Complementary clock output
			Active low input for enabling DIF pair 2. This pin has an internal pull-down.
24	vOE2#	IN	1 =disable outputs, 0 = enable outputs
25	NC	N/A	No Connection.
26	VDDA1.8	PWR	1.8V power for the PLL core.
27	VDDIO	PWR	Power supply for differential outputs
28	DIF3	OUT	Differential true clock output
29	DIF3#	OUT	Differential Complementary clock output
			Active low input for enabling DIF pair 3. This pin has an internal pull-down.
30	vOE3#	IN	1 =disable outputs, 0 = enable outputs
31	VDD1.8	PWR	Power supply, nominal 1.8V
32	VDDIO	PWR	Power supply for differential outputs
-	DIF4	OUT	Differential true clock output
34	DIF4#	OUT	Differential Complementary clock output
			Active low input for enabling DIF pair 4. This pin has an internal pull-down.
35	vOE4#	IN	1 =disable outputs, 0 = enable outputs
36	DIF5	OUT	Differential true clock output
37	DIF5#	OUT	Differential Complementary clock output
			Active low input for enabling DIF pair 5. This pin has an internal pull-down.
38	vOE5#	IN	1 =disable outputs, 0 = enable outputs
39	VDDIO	PWR	Power supply for differential outputs
- 55	10010	I VVII	Input notifies device to sample latched inputs and start up on first high assertion. Low enters
40	^CKPWRGD_PD#	IN	Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal
+0	OKI WIKOD_FD#	114	pull-up resistor.
41	ePAD	GND	Connect paddle to ground.
71	OI AD	UND	oonnoorpaaaro to grouna.





## **Test Loads**



#### **Alternate Differential Output Terminations**

Rs	Zo	Units
33	100	Ohms
27	85	Offilis





#### **Driving LVDS inputs**

	,	Value		
	Receiver has Receiver does not			
Component	termination	have termination	Note	
R7a, R7b	10K ohm	140 ohm		
R8a, R8b	5.6K ohm	75 ohm		
Cc	0.1 uF	0.1 uF		
Vcm	1.2 volts	1.2 volts		



## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9FGV0631C. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDxx	Applies to all VDD pins	-0.5		2.5	V	1,2
Input Voltage	$V_{IN}$		-0.5		$V_{DD} + 0.5V$	V	1, 3
Input High Voltage, SMBus	$V_{IHSMB}$	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-Current Consumption**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

TA = TAMB; Oupply Voltages	poi nonnai c	peration conditions, see rest Loads for Loading of	Of Idition 6	3			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I <sub>DDAOP</sub>	VDDA, All outputs active @100MHz		6.1	9	mA	
Operating Supply Current	I <sub>DDOP</sub>	All VDD, except VDDA and VDDIO, All outputs active @100MHz		10.5	15	mA	
	I <sub>DDIOOP</sub>	VDDIO, All outputs active @100MHz		22	30	mA	
Wake-on-LAN Current	I <sub>DDAPD</sub>	VDDA, DIF outputs off, REF output running		0.4	1	mA	2
(CKPWRGD_PD# = '0' Byte 3, bit 5 = '1')	I <sub>DDPD</sub>	All VDD, except VDDA and VDDIO, DIF outputs off, REF output running		5.5	8	mA	2
Byte 3, bit 5 = 1)	I <sub>DDIOPD</sub>	VDDIO, DIF outputs off, REF output running		0.04	0.1	mA	2
Powerdown Current (CKPWRGD_PD# = '0'	I <sub>DDAPD</sub>	VDDA, all outputs off		0.4	1	mA	
	I <sub>DDPD</sub>	All VDD, except VDDA and VDDIO, all outputs off		0.6	1	mA	
Byte 3, bit 5 = '0')	I <sub>DDIOPD</sub>	VDDIO, all outputs off		0.0003	0.1	mA	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

## Electrical Characteristics-DIF Output Duty Cycle, Jitter, and Skew Characteristics

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	49.9	55	%	1,2
Skew, Output to Output	t <sub>sk3</sub>	Averaging on, $V_T = 50\%$		37	50	ps	1,2
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>			12	50	ps	1,2

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>3</sup> Not to exceed 2.5V.

<sup>&</sup>lt;sup>2</sup> This is the current required to have the REF output running in Wake-on-LAN mode (Byte 3, bit 5 = 1)

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform



# Electrical Characteristics-Input/Supply/Common Output Parameters-Normal Operating Conditions

TA = T<sub>AMB</sub>; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

TA = TAMB; Oupply Voltages	por nonnar c	peration conditions, see rest Loads for Loading Con	aitiono				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDxx	Supply voltage for core, analog and single-ended LVCMOS outputs	1.7	1.8	1.9	V	
Output Supply Voltage	VDDIO	Supply voltage for differential Low Power Outputs	0.9975	1.05-1.8	1.9	٧	
Ambient Operating	T <sub>AMB</sub>	Commmercial range	0	25	70	°C	
Temperature	I AMB	Industrial range	-40	25	85	ç	
Input High Voltage	$V_{IH}$	Single-ended inputs, except SMBus	0.75 V <sub>DD</sub>		$V_{DD} + 0.3$	٧	
Input Mid Voltage	$V_{IM}$	Single-ended tri-level inputs ('_tri' suffix)	0.4 V <sub>DD</sub>	$0.5 V_{DD}$	$0.6 V_{DD}$	٧	
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus	-0.3		0.25 V <sub>DD</sub>	V	
Output High Voltage	V <sub>IH</sub>	Single-ended outputs, except SMBus. I <sub>OH</sub> = -2mA	V <sub>DD</sub> -0.45			V	
Output Low Voltage	V <sub>IL</sub>	Single-ended outputs, except SMBus. I <sub>OL</sub> = -2mA			0.45	V	
	I <sub>IN</sub>	Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD	-5		5	uA	
las 10 seed		Single-ended inputs					
Input Current	I <sub>INP</sub>	V <sub>IN</sub> = 0 V; Inputs with internal pull-up resistors	-200		200	uA	
		V <sub>IN</sub> = VDD; Inputs with internal pull-down resistors					
Input Frequency	F <sub>in</sub>	XTAL, or X1 input	23	25	27	MHz	
Pin Inductance	L <sub>pin</sub>				7	nH	1
	C <sub>IN</sub>	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C <sub>OUT</sub>	Output pin capacitance			6	pF	1
Oll Objective and a		From V <sub>DD</sub> Power-Up and after input clock		0.0	4.0		4.0
Clk Stabilization	T <sub>STAB</sub>	stabilization or de-assertion of PD# to 1st clock		0.6	1.8	ms	1,2
SS Modulation Frequency	f	Allowable Frequency	30	31.6	33	kHz	1
33 Modulation Frequency	f <sub>MOD</sub>	(Triangular Modulation)	30	31.0	33	ΚΠΖ	'
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion	1 1	3	3	clocks	1,3
OZ. Zatolicy	*LATUE#	DIF stop after OE# deassertion				Olooko	.,0
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after		20	300	us	1,3
T(-1)		PD# de-assertion					
Tfall	t <sub>F</sub>	Fall time of single-ended control inputs			5	ns	2
Trise	t <sub>R</sub>	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	V <sub>ILSMB</sub>	$V_{DDSMB} = 3.3V$ , see note 4 for $V_{DDSMB} < 3.3V$			0.6	V	
SMBus Input High Voltage	V <sub>IHSMB</sub>	$V_{DDSMB} = 3.3V$ , see note 5 for $V_{DDSMB} < 3.3V$	2.1		3.6	V	4
SMBus Output Low Voltage	V <sub>OLSMB</sub>	@ I <sub>PULLUP</sub>			0.4	V	
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	
Nominal Bus Voltage	V <sub>DDSMB</sub>		1.7		3.6	V	
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			400	kHz	1
Frequency	- ININOVAINI				. 30	12	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup> Time from deassertion until outputs are >200 mV

 $<sup>^4</sup>$  For  $V_{\text{DDSMB}} < 3.3 V, \ V_{\text{IHSMB}} >= 0.65 x V_{\text{DDSMB}}$ 



## **Electrical Characteristics-DIF Low Power HCSL Outputs**

TA = T<sub>AMB</sub>: Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on fast setting	1.8	2.7	4.4	V/ns	1,2,3
Siew rate	111	Scope averaging on slow setting	1.4	2.1	3.4	V/ns	1,2,3
Slew rate matching	∆Trf	Slew rate matching, Scope averaging on		4	20	%	1,2,4
Voltage High	V <sub>HIGH</sub>	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	793	850	mV	7
Voltage Low	$V_{LOW}$	averaging on)	-150	16	150	111 V	7
Max Voltage	Vmax	Measurement on single ended signal using		831	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-95		IIIV	7
Vswing	Vswing	Scope averaging off	300	1555		mV	1,2,7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	429	550	mV	1,5,7
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		12	140	mV	1,6,7

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-DIF Output Phase Jitter Parameters**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	IND. LIMIT	UNITS	Notes
	t <sub>iphPCleG1</sub>	PCIe Gen 1		25	35	86	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	1.1	3	ps (rms)	1,2,3
Phase Jitter, PLL Mode <sup>4</sup>	T <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.6	1.9	3.1	ps (rms)	1,2,3
T hase sitter, T LL Wode	t <sub>jphPCleG3</sub>	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.36	0.5	1	ps (rms)	1,2,3
	t <sub>jphPCleG3SRn</sub>	PCIe Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.36	0.5	0.7	ps (rms)	1,2,3

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting □-Vcross to be smaller than Vcross absolute.

<sup>&</sup>lt;sup>7</sup> At default SMBus amplitude settings.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> Applies to all differential outputs



#### **Electrical Characteristics-REF**

TA = T<sub>AMB</sub>: Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values		0		ppm	1,2
Clock period	$T_{period}$	25 MHz output		40		ns	2
Rise/Fall Slew Rate	t <sub>rf1</sub>	Byte 3 = 1F, 20% to 80% of VDDREF	0.6	1	1.6	V/ns	1
Rise/Fall Slew Rate	t <sub>rf1</sub>	Byte 3 = 5F, 20% to 80% of VDDREF	0.9	1.4	2.2	V/ns	1,3
Rise/Fall Slew Rate	t <sub>rf1</sub>	Byte 3 = 9F, 20% to 80% of VDDREF	1.1	1.7	2.7	V/ns	1
Rise/Fall Slew Rate	t <sub>rf1</sub>	Byte 3 = DF, 20% to 80% of VDDREF	1.1	1.8	2.9	V/ns	1
Duty Cycle	d <sub>t1X</sub>	$V_T = VDD/2 V$	45	49.1	55	%	1,4
Duty Cycle Distortion	d <sub>tcd</sub>	$V_T = VDD/2 V$	0	2	4	%	1,5
Jitter, cycle to cycle	t <sub>jcyc-cyc</sub>	$V_T = VDD/2 V$		19.1	250	ps	1,4
Noise floor	t <sub>jdBc1k</sub>	1kHz offset		-129.8	-105	dBc	1,4
Noise floor	t <sub>jdBc10k</sub>	10kHz offset to Nyquist		-143.6	-115	dBc	1,4
Jitter, phase	t <sub>jphREF</sub>	12kHz to 5MHz		0.63	1.5	ps (rms)	1,4

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## Clock Periods-Differential Outputs with Spread Spectrum Disabled

				=	=	=				
		Measurement Window								
	Comton	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2

## Clock Periods-Differential Outputs with Spread Spectrum Enabled

Conton		Measurement Window								
	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Clock Periods-Single-ended Outputs**

			Measurement Window								
		1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock			
	SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
	REF	25.000	39.79880		39.99880	40.00000	40.00120		40.20120	ns	1,2

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz

<sup>&</sup>lt;sup>3</sup> Default SMBus Value

<sup>&</sup>lt;sup>4</sup> When driven by a crystal.

<sup>&</sup>lt;sup>5</sup> When driven by an external oscillator via the X1 pin, X2 should be floating.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the crystal input is tuned to exactly 14.31818MHz.



#### **General SMBus Serial Interface Information**

#### **How to Write**

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock \	Write Operation
Control	ler (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave	Address		
WR	WRite		
			ACK
Beginnin	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginni	ng Byte N		
			ACK
0		$\rfloor \times$	
0		X Byte	0
0		ë	0
			0
Byte N	N + X - 1		
			ACK
Р	stoP bit		

Note: Read/Write address is latched on SADR pin.

#### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read C	peration
Co	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		ē	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



#### SMBus Table: Output Enable Register <sup>1</sup>

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 5	Reserved					
Bit 4	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 1	Reserved					
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

<sup>1.</sup> A low on these bits will overide the OE# pin and force the differential output Low/Low

#### SMBus Table: SS Readback and Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	SSENRB1	SS Enable Readback Bit1	SS Enable Readback Bit1 R 00' for SS_EN_tri = 0, '01' for SS_EN_tri		Latch	
Bit 6	SSENRB1	SS Enable Readback Bit0	R	= 'M', '11 for S	S_EN_tri = '1'	Latch
Bit 5	SSEN_SWCNTRL	Enable SW control of SS	RW		Values in B1[4:3] control SS amount.	0
Bit 4	SSENSW1	SS Enable Software Ctl Bit1	RW <sup>1</sup>	00' = SS Off, '0'	1' = -0.25% SS,	0
Bit 3	SSENSW0	SS Enable Software Ctl Bit0	RW <sup>1</sup>	'10' = Reserved	, '11'= -0.5% SS	0
Bit 2	Reserved					1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0	Sontrois Output Amplitude	RW	10= 0.8V	11 = 0.9V	0

<sup>1.</sup> B1[5] must be set to a 1 for these bits to have any effect on the part.

#### SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 5	Reserved					
Bit 4	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 1	Reserved					
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

#### SMBus Table: Nominal Vhigh Amplitude Control/ REF Control Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7	REF	Slew Rate Control	RW	00 = Slowest	01 = Slow	0
Bit 6	NLI	Siew Rate Control		10 = Fast	11 = Faster	1
Bit 5	REF Power Down Function	Wake-on-Lan Enable for REF	RW	REF does not run in	REF runs in Power	0
Dit 3	TELL I OWEL DOWN I UNETION	Wake-on-Lan Enable for IVE	1200	Power Down	Down	<u> </u>
Bit 4	REF OE	REF Output Enable	RW	Low	Enabled	1
Bit 3		Reserved				1
Bit 2		Reserved				1
Bit 1	Reserved					
Bit 0		Reserved				1

Byte 4 is Reserved



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R			0
Bit 6	RID2	Revision ID	R	C rev = 0001		0
Bit 5	RID1		R	C lev -	0	
Bit 4	RID0		R		1	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001 = IDT		0
Bit 1	VID1	VENDOR ID	R			0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx, 01 =	DBx ZDB/FOB,	0
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	0	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000110 hina	ny or 06 hey	0
Bit 2	Device ID2	Device ib	R	000110 binary or 06 hex		1
Bit 1	Device ID1		R			1
Bit 0	Device ID0		R	•		0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved				0	
Bit 6	Reserved				0	
Bit 5	Reserved				0	
Bit 4	BC4		RW			0
Bit 3	BC3		RW	Writing to this regist	er will configure how	1
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0
Bit 1	BC1		RW	= 8 b	ytes.	0
Bit 0	BC0		RW			0

# **Recommended Crystal Characteristics (3225 package)**

PARAMETER	VALUE	UNITS	NOTES
Frequency	25	MHz	1
Resonance Mode	Fundamental	1	1
Frequency Tolerance @ 25°C	±20	PPM Max	1
Frequency Stability, ref @ 25°C Over Operating Temperature Range	±20	PPM Max	1
Temperature Range (commerical)	0~70	°C	1
Temperature Range (industrial)	-40~85	°C	2
Equivalent Series Resistance (ESR)	50	Ω Max	1
Shunt Capacitance (C <sub>O</sub> )	7	pF Max	1
Load Capacitance (C <sub>L</sub> )	8	pF Max	1
Drive Level	0.3	mW Max	1
Aging per year	±5	PPM Max	1

#### Notes:

- 1. FOX 603-25-150.
- 2. For I-temp, FOX 603-25-261.




## **Thermal Characteristics**

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP.	UNITS	NOTES
	$\theta_{JC}$	Junction to Case		42	°C/W	1
	$\theta_{Jb}$	Junction to Base	NDG40	2.4	°C/W	1
Thermal Resistance	$\theta_{JA0}$	Junction to Air, still air		39	°C/W	1
Theimai nesistance	$\theta_{JA1}$	Junction to Air, 1 m/s air flow		33	°C/W	1
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow		28	°C/W	1
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow		27	°C/W	1

<sup>&</sup>lt;sup>1</sup>ePad soldered to board

## **Marking Diagrams**

ICS
V0631CIL
YYWW
COO
LOT




#### Notes:

- 1. Line 2: truncated part number.
- 2. "I" denotes industrial temperature.
- 3. "L" denotes RoHS compliant package.
- 4. "YYWW" is the last two digits of the year and week that the part was assembled.
- 5. "COO" denotes country of origin.
- 6. "LOT" is the lot number.



## Package Outline and Package Dimensions (NDG40, 40-pin 5mm x 5mm VFQFPN)

Package dimensions are kept current with JEDEC Publication No. 95



·				
	Millimeters			
Symbol	Min	Max		
Α	0.80	1.00		
A1	0	0.05		
A3	0.20 R€	eference		
b	0.18	0.30		
е	0.40 BASIC			
N	4	10		
$N_D$	10			
N <sub>E</sub>	10			
D x E BASIC	5.00 x 5.00			
D2	3.55	3.80		
E2	3.55	3.80		
L	0.30	0.50		

## **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
9FGV0631CKLF	Trays	40-pin VFQFPN	0 to +70° C
9FGV0631CKLFT	Tape and Reel	40-pin VFQFPN	0 to +70° C
9FGV0631CKILF	Trays	40-pin VFQFPN	-40 to +85° C
9FGV0631CKILFT	Tape and Reel	40-pin VFQFPN	-40 to +85° C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

<sup>&</sup>quot;C" is the device revision designator (will not correlate with the datasheet revision).



# **Revision History**

Rev.	Intiator	Issue Date	Description	Page #
А	RDW	9/29/2014	1. Updated front page text and block diagram. 2. Updated pin out to remove references to VDD Suspend pins. Using the part with collapsible power supplies did not save power and complicated board design. NO pins were changed. 3. Updated SMBus Descriptions 4. Simplified footnote 2 on PPM table. 5. Updated all electrical tables 6. Move to final	Various
В	RDW	10/18/2016	Removed IDT crystal part number	



**Corporate Headquarters** 6024 Silver Creek Valley Road

San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

**Tech Support** 

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.